FPGA: A Field-Programmable Gate Array (FPGA) is a semiconductor device containing programmable logic components called "logic blocks", and programmable interconnects. Logic blocks can be programmed to perform the function of basic logic gates such as AND, and XOR, or more complex combinational functions such as decoders or mathematical functions. For complete details click here.

ASIC: An application-specific integrated circuit (ASIC) is an integrated circuit designed for a particular use, rather than intended for general-purpose use. Processors, RAM, ROM, etc are examples of ASICs.


ASIC rules out FPGA in terms of speed. As ASIC are designed for a specific application they can be optimized to maximum, hence we can have high speed in ASIC designs. ASIC can have hight speed clocks.

FPGAs are cost effective for small applications. But when it comes to complex and large volume designs (like 32-bit processors) ASIC products are cheaper.

FPGA are contains lots of LUTs, and routing channels which are connected via bit streams(program). As they are made for general purpose and because of re-usability. They are in-general larger designs than corresponding ASIC design. For example, LUT gives you both registered and non-register output, but if we require only non-registered output, then its a waste of having a extra circuitry. In this way ASIC will be smaller in size.

FPGA designs consume more power than ASIC designs. As explained above the unwanted circuitry results wastage of power. FPGA wont allow us to have better power optimization. When it comes to ASIC designs we can optimize them to the fullest.

Time to Market
FPGA designs will till less time, as the design cycle is small when compared to that of ASIC designs. No need of layouts, masks or other back-end processes. Its very simple: Specifications -- HDL + simulations -- Synthesis -- Place and Route (along with static-analysis) -- Dump code onto FPGA and Verify. When it comes to ASIC we have to do floor planning and also advanced verification. The FPGA design flow eliminates the complex and time-consuming floor planning, place and route, timing analysis, and mask / re-spin stages of the project since the design logic is already synthesized to be placed onto an already verified, characterized FPGA device.

Type of Design
ASIC can have mixed-signal designs, or only analog designs. But it is not possible to design them using FPGA chips.

ASIC has the upper hand when comes to the customization. The device can be fully customized as ASICs will be designed according to a given specification. Just imagine implementing a 32-bit processor on a FPGA!

Because of re-usability of FPGAs, they are used as ASIC prototypes. ASIC design HDL code is first dumped onto a FPGA and tested for accurate results. Once the design is error free then it is taken for further steps. Its clear that FPGA may be needed for designing an ASIC.

Non Recurring Engineering/Expenses
NRE refers to the one-time cost of researching, designing, and testing a new product, which is generally associated with ASICs. No such thing is associated with FPGA. Hence FPGA designs are cost effective.

Simpler Design Cycle
Due to software that handles much of the routing, placement, and timing, FPGA designs have smaller designed cycle than ASICs.

More Predictable Project Cycle
Due to elimination of potential re-spins, wafer capacities, etc. FPGA designs have better project cycle.

Tools which are used for FPGA designs are relatively cheaper than ASIC designs.

A single FPGA can be used for various applications, by simply reprogramming it (dumping new HDL code). By definition ASIC are application specific cannot be reused.


Sriharsha said...

There is possibility of mixed signal Solutions with FPGAs also.
ACTEL FUSION device (AFS600)
Mixed signal Ic with 30 analog I/O.
and 6L gate count .
Current , temperature, volage monitoring posssible.

Asic Chip Design said...

It is difficult getting hold of this type of equipment. I would get in contact with this company. They provide something that no one else can offer.

Mical stewan said...

Brilliant post. I think there is a gap in the market for this type of equipment, Current, temperature, possible. But this company are really filling the brief.

Asic Chip Design


Very good understanding explenation

Von Mizener's said...

I'm looking for FPGA & ASIC consultants to work all over the world. Currently have openings in MA and CA. Shoot me a resume, rate, and preferred geographical location when you get a chance: justin@vonmizenerconsult.com

* GPU, CPU, HVL, Hardware Verification Language, Vera, Specman, 'e,
Constrained Random, SoC Verification, Verification Plans, Assertion
Based Verifiction, ABV, Code coverage, Coverage Points, Coverage
Bins, Functional Coverage Points, Functional Coverage Bins, Coverage
Closure, Object Oriented, OO, Aspect Oriented, Multiprocessing,
Multi-processing, Snooping, Write-back cache, Write-through cache,
Directory-based cache, Symmetric multiprocessing, Asymmetric
multiprocessing, Shared memory, Distributed shared memory, UMA,
NUMA, Computer cluster, Multi-thread, multithread, MSI, MESI.
Principal Verification Engineer for regular or temporary employment
to fill a critical role developing and enhancing testbenches written
in C/C++ and SystemVerilog, performing SoC level integration and
testing, and debugging at the SoC level.

 Save and Share: Digg del.icio.us Reddit Facebook Mixx Google YahooMyWeb blogmarks Blue Dot StumbleUpon Bumpzee Furl Sphinn Ma.gnolia MisterWong Propeller Simpy TwitThis Wikio BlinkList NewsVine