Type-2: Tell us about a design/project you worked on

Most Common Interview Questions: Type-2: Tell us about a design/project you worked on

Example: Why did you use gray encoding for representing your FSM states? why not one-hot encoding? ... Here you have to know about one-hot encoding and the advantages that gray encoding has w.r.t. your design. If you are smart enough you can say that I considered various encoding techniques and chosen the best suited for my design. Don't forget to justify your statement. On the flip side if you say that I don't know one-hot encoding, the interviewer feels that your knowledge is limited and may also think that you have blindly followed your guides' instructions to use gray encoding.

Why is this question very important?

You should realize that you are just going to present something you already DID. In other questions you may require some time to think, solve or understand and you may get little tensed if you don't get a proper idea. But nothing like that in this question. As I said above the ball is in court and you should not make an unforced error!

All you have to do is use this question as your prime weapon to get the job!

You might also want to read the following articles

Type-1: Design a ...

First Things First -- Preparing a Good Resume

Popular posts from this blog

1. How do you convert a XOR gate into a buffer and a inverter (Use only one XOR gate for each)?

2. Implement an 2-input AND gate using a 2x1 mux.

3. What is a multiplexer?

A multiplexer is a combinational circuit which selects one of many input signals and directs to the only output.

4. What is a ring counter?

A ring counter is a type of counter composed of a circular shift register. The output of the last shift register is fed to the input of the first register. For example, in a 4-register counter, with initial register values of 1100, the repeating pattern is: 1100, 0110, 0011, 1001, 1100, so on.

5. Compare and Contrast Synchronous and Asynchronous reset.

Synchronous reset logic will synthesize to smaller flip-flops, particularly if the reset is gated with the logic generating the d-input. But in such a case, the combinational logic gate count grows, so the overall gate count savings may not be that significant. The clock works as a filter for small reset gl…

Gate-Level Modeling

>> Introduction
>> Gate Primitives
>> Delays
>> Examples

Introduction

In Verilog HDL a module can be defined using various levels of abstraction. There are four levels of abstraction in verilog. They are:
Behavioral or algorithmic level: This is the highest level of abstraction. A module can be implemented in terms of the design algorithm. The designer no need to have any knowledge of hardware implementation.Data flow level: In this level the module is designed by specifying the data flow. Designer must how data flows between various registers of the design.Gate level: The module is implemented in terms of logic gates and interconnections between these gates. Designer should know the gate-level diagram of the design.Switch level: This is the lowest level of abstraction. The design is implemented using switches/transistors. Designer requires the knowledge of switch-level implementation details.
Gate-level modeling is virtually the lowest-level of abstraction, because t…

Synchronous Reset vs. Asynchronous Reset

Why Reset?

A Reset is required to initialize a hardware design for system operation and to force an ASIC into a known state for simulation.

A reset simply changes the state of the device/design/ASIC to a user/designer defined state. There are two types of reset, what are they? As you can guess them, they are Synchronous reset and Asynchronous reset.

Synchronous Reset

A synchronous reset signal will only affect or reset the state of the flip-flop on the active edge of the clock. The reset signal is applied as is any other input to the state machine.